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Abstract
A Polarity Coincidence Detector has been constructed with increased 
sensitivity and sufficient threshold stability to allow integration times in
g
excess of 10 sec. The system uses sampling at four phase locations, thereby 
increasing the signal count and shortening the integration time for a given 
accuracy by eliminating the necessity for measuring the noise separately.
The modulation frequency can be varied between 50 Hz and 50 kHz without adjusting 
the location of the sampling pulses. Solid state circuitry is used throughout 
the system. The straight counters are replaced by arithmetic units, resulting 
in greater dependability.
1In this report we describe the theory, design, and performance 
of an improved polarity coincidence detector which, compared to the pre­
viously described system , offers the advantages of increased sensitivity, 
greater stability, and more convenient operation.
I. Theory
The Polarity Coincidence Principle
For the sake of self-consistency we review briefly the major 
features of the polarity coincidence scheme; for details the reader is 
referred to reference 1.
In the PCD scheme, the waveform, consisting of a signal of known 
frequency but unknown phase embedded in noise, is sampled with pulses at 
the signal frequency and coincidences are recorded whenever the waveform 
and the sampling pulse have the same polarity. If the signal has the form 
A(t) = s j l U sin (uot+0) and we assume narrow band gaussian noise, the fraction 
of sampling pulses in phase at 0° resulting in a coincidence is given by
 ^ = % [1 - erf ^ cos 0)] . (1)
o oV2
where ct is the variance of the noise and x q the theoretical amplitude 
which the wave must equal for a coincidence to be registered. Similarly 
for a sampling phase of 90° we have
n(90) , r, „ * o U . .nZT---*- = % [1 - erf (--  - - sin 0)]
o Ov/2 a
(2)
2The unknown thresholds can be determined by measuring the noise 
without signal. Elimination of the signal phase $ yields for small values of u/a
2 nl/:
a = ^ [ ( n(°0) - V ° ° > )  + C n <90°) - nN (9°°)) ] “ (3)
where n^ are the counts of the noise alone.
The relative error of the counts is given by
. 2 . , n-1
(— ) = — [ 1 + — S arcs in p (
n  n  t t  ,  ,  v ojk=l
2TTk)] = L_ (4)
where is the normalized correlation function of the noise, 3 is a function 
of the spectral density of the noise, it increases with decreasing bandwidth.
If the spectral density of the noise extends up to the sampling frequency, 3 
is very nearly unity.
This scheme can be refined in several respects, resulting in a 
greater sensitivity and in more convenient operation.
Improved PCD
The main deficiencies of the simple PCD-system are
a) The phase must be set for each frequency
b) The noise must be measured separately
c) The coincidence thresholds in the two channels are different
d) The available information about the signal has not been utilized
fully.
A great improvement in the performance of the PCD can be achieved if the 
waveform is sampled 4 times per period (at 0°, 90°, 180°, and 270°) and if 
the coincidence thresholds are made equal in all channels. In this case we have 
for small signal to noise ratios
3(ÌT>o = % ^  -u cos *>
O  C t y T T  v 2
(^ > 9 0  ^ ■ i F ( V B s i n i )
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(^ o = %- ^ (S  + USin0) (5)
Combining these we obtain
,n . /n v _  2  T, .
(iT>0 ' 180 - —  U cos 0o o cyrr
^n ^90 " ^n ^270 U sin 0
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(6)
We see that not only has the unknown threshold been eliminated but also the 
signal has increased by a factor of 2.
The output signal-to-noise ratio is thus given by
# ) out
^ (no ~ n180^ + n^90 ~ n270^ ^
(An)2
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(7)
S uSince thè input signal-to-noise ratio is given by (— ) . = —r-, thè ratio ofN in 2 a
output signal to noise to input signal to noise is written as
(S/N>out 
(S/N) in ' ^ 2 (8)
4For narrow band input noise with spread Au), (3 
total number of reference cycles given by f T 
gration time. We thus have
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It is of interest to compare the performance of this improved PCD device with 
an ideal synchronous detector. This may be represented by a multiplier which 
multiplies the input signal plus noise with the reference, followed by an 
ideal averaging filter. Assuming that the signal and reference are given by
S = U sin u)t 
L = A sin a)t
and the noise is narrow band with the spectral density
s r V f o - M < |  f  | < f o  +  M  
N 1(3; otherwise
( 10)
(ID
and the response function of the filter is given by
h ( t )  = { 0 ;
— ; o < t < T
otherwise (12)
The output signal-to-noise ratio is given by
t2
(S/N) U
out 2 m 2
Ao)T, (13)
while the input ratio is
(S /N) , = .
ln 2a2
(14)
5Hence, the ratio of output to input signal-to-noise ratios becomes
(S/N) out _ Aa)T _ RgD
(S/N). TTin
Thus, comparing with the PCD, we have
RPCP _ 2 
RSD
which is slightly better than - 2 dB.
II. PCD Circuitry
Theory of Operation
The present model of the PCD determines the polarity of its input 
at four symmetric points during a modulation cycle. This is accomplished 
as follows. The input signal plus noise is sampled at four times the mod­
ulation frequency and then limited. The polarity of each sample is determined 
by a single coincidence circuit. The pulse resulting from a coincidence is 
then steered to the output corresponding to the phase of the sample. The pulses 
at the four outputs are then counted and processed to obtain the signal to noise 
ratio of the input.
Fig. 1 shows a simplified block diagram of the PCD. The sampling 
circuit consists of the linear amplifier O i l , the sample-and hold circuit, 
the limiting amplifiers Oi 2 and 0(3 , the level shifter, LS, and the pulser P2.
The input noise plus signal, pre-filtered to remove all harmonics of the mod­
ulation frequency, is amplified in 0(1 and applied to the sampler. When P2 
is triggered, a pulse of approximately one-half microsecond duration 
activates the sampler. During this interval it acts as an amplifier of unity
6gain, transmitting the instantaneous voltage at the input to the limiting 
amplifiers and the level shifter, where the limited voltage level is adjusted 
to the appropriate logic level. When the pulse from P2 disappears, the 
sampler output is held to the value set. Hence, the level at D is stored 
in preparation for polarity determination.
The polarity of the sample is determined by the pulser P3 and the 
coincidence circuit NA1. When P3 is triggered, the pulse thus fprmed is 
inverted and applied to NA1, along with the voltage at D, set previously.
For D negative the pulse is transmitted through NAL, inverted, and steered 
to the proper output channel, while for D positive no pulse is transmitted.
The steering circuitry consists of the counting flip-flops A and 
B, connected to advance cyclically through four states, and the output gates 
NA 2 through NA5. The gates are connected to the counter such that a four 
position switch is formed, connecting the coincidence result on line 5 to 
a different output for each counter state.
The sequence of operation is as follows: A waveform at four times
the modulation frequency is applied to the reference input, where it is 
shaped to trigger the pulser PI. The leading edge of the resulting phase 
triggers P2 and advances the counter A and B. The pulse from Pi is also 
inverted so that the trailing edge triggers P3, forming the coincidence 
pulse. This is conditionally transmitted through NA1 to the appropriate 
output. The pulse from PI is approximately 3 microseconds long, hence the 
polarity determination is delayed by this amount with respect to the 
sampling and switching processes. This is to assure that all transients 
associated with sampling and switching have died out and no spurious out­
puts are obtained. The above sequence is repeated at the reference fre­
quency (4 times the modulation frequency), with the counter advancing by
7one for each repetition. Thus, the pulses appearing at the outputs 0^ 
through 0^ correspond to negative polarity coincidences at four equally 
spaced phase points of the modulation cycle.
For convenience, two subsidiary outputs are added. The output 
of the flip-flop B is a square wave at the modulation frequency. To 
avoid the necessity of synchronizing the reference oscillator with a separate 
modulation oscillator, this square wave is made available. In addition, 
another gate is added, NA6. This is switched in parallel with NA2 and 
connected directly to the inverted pulse from P3. This gives a pulse for 
each modulation cycle and is used as a clock for the automatic counting 
equipment.
Circuit Description
The PCD is constructed of solid state components, Pnp transistor- 
diode logic is used and the sampling and limiting circuits are solid state 
amplifiers.
The sample-and-hold circuit is shown in Fig. 2. The transistors
Ql* ^2* anci ^3 con,Prise a 2 stage differential amplifier gated by Q . The
gate input is normally at -12 volts which holds Q. at cutoff. The am-4
plifier is gated on when the gate input is driven to ground potential.
This is accomplished by a pulse of 1/2 microsecond duration. The trans­
istors Q, and Q form a cathode follower output. Q is a field effect 
transistor which has a very high input impedance. The feedback to the 
differential input produces an overall gain of unity.
When the amplifier is gated on, the output is set equal to the 
input. In the process C^ is charged to the output voltage. When the
gating pulse disappears, the impedance at C is very high due to Q and
i  6
8the back biased diodes and D^* The charged capacitor thus holds the 
output voltage at the value set. The decay of the voltage on due to 
leakage was determined experimentally and found to be 1 volt per second, 
which is negligible for modulation frequencies about 100 Hz.
The linear amplifiers are Fairchild p, A702A monolythic operational 
amplifiers, connected as shown in fig. 3. has a voltage gain of 50 and 
is externally frequency compensated to give amplification up to 100 kHz.
Oil and 0(1 have diode feedback to give full open loop gain for small amplitude 
and clamp the output at twice the forward drop of the diode.
The details of the logic blocks are shown in fig. 4, 2N404 trans­
istors are used except where higher switching speeds are needed as noted. 
Switching times are typically 0.2 microseconds. The voltages used as logic 
levels are -12 volts, designated as "0", and ground potential, designated as
it ^11
DC voltages required to operate the PCD are -12 volts at 150 ma,
-12 volts at 200 ma, and -6 volts at 100 ma. The present model uses 2 Kepco 
model PAX 15-0.75 modular power supplies for -12 and -12 volts, and a separate 
regulator to provide -6 volts. Power input to the linear circuitry is filtered 
to prevent interaction with logic transients.
III. Data Accumulator
General Description
The use of long integration times requires very reliable methods 
for data acquisition. The equipment used to collect data from the PCD has 
a logical structure that enables the unit to perform serial-decimal addition 
and subtraction on the contents of each of three data registers, R^, R^, and 
R , a fourth register. Z, is used to hold the contents of the data registers
9during shifting. The contents of the registers may be modified in a man­
ner determined by "wired in" programs and by input data transmitted from 
the PCD in five channels. The accumulated information is stored in binary 
coded decimal form, each decimal digit being displayed in a group of four 
inductor lights. The device has two programs available. Depending upon 
the position of the program switch, either of the following sequences may 
be executed.
Program 1
r a + 1 - r a
r b + 1 ■* r b
R a + 1 - r a A A
*B + 1 - RB
R„ + 1 -* R„ C C
Program 2
ra + 1 - r a
r b + 1 - r b
R a -  1  -  R .A A
r b - 1 - r b
R + 1 - R^ C C
The execution of each of the five steps is enabled by the five lines from 
the PCD. Program 1 is used for calibration and program 2 performs the 
actual data accumulation corresponding to equation (6); namely, recording 
the difference counts of channels 0-2 and 1-3.
Figure 5 illustrates the organization of the device. The program 
sequencing unit (PSU) receives information from the PCD that determines the 
desired register modifications. The PSU also provides signals to the adder 
control and switch selection circuitry that initiate addition and control, 
which registers are being modified.
The adder control initiates the signals that transfer information 
between the data registers and the "A" registers and from the adder output 
to the A1 register.
10
The adder is a four bit binary, ripple carry, carry sensing type. 
The binary sums are converted to decimal in separate circuits. Adder inputs 
are always connected to the A1-A2 registers.
Figure 6 illustrates the connections between the registers and 
the adder. The contents of any of the three data registers may be trans­
ferred to the A1-A2 registers shifted right by one digit position. Data 
transfers from the "A" registers back to the data registers are performed 
without shifting. A transfer of data from a data register to the A1 
register and back to the data register constitutes a shift of the data by 
one digit position. This process serves to sequentially connect each decimal 
digit, starting with the least significant, to the adder input. A total of 
eight shifts are required to perform an addition.
Control Sequencing
Control sequencing processes are frequently categorized as being 
either synchronous or asynchronous. The synchronous control performs 
operations at a fixed or some multiple of a fixed time interval. An 
asynchronous control attempts to initiate new operations immediately upon 
completion of the preceding one. This device employs an asynchronous con­
trol.
The program sequencing and storage unit, and the adder control, 
consist of cascaded logical circuits called sequencing blocks (SB). A 
logical diagram of a simple sequencing block is shown in fig. 7. Typically, 
the "advance out" signal of one SB is connected to the "advance in" terminal 
of another. All signals are a "one" when enabled, so that, if the flip-flop 
is the "zero" state, the "advance in" signal enables the advance circuit with 
no operation being performed. A "one" having been stored in the flip-flop
11
results in "advance in" actuating the "action request" line. "Action on" 
is a busy signal from the operation initiated by the "action request" 
signal. The "action request" signal remains a "one" until the flip-flop 
has been set to "zero." When the "action" signal returns to "zero" the 
advance circuit is enabled.
Designing a control using sequencing blocks is a systematic and 
straight forward procedure; furthermore, such a control is amenable to 
modification and lends itself well to diagnosis of malfunction and to 
electrical checking of the sequencing operation.
Figure 8 is a simplified logical diagram showing how sequencing 
blocks are employed in the program sequencer and the adder control. In 
the adder control, the flip-flops are always set to "one" before an 
addition since all steps are always required. When all SB's are known to 
produce "action" signals, it is possible to have an asynchronous control 
circuit with a minimum number of circuit delays required by the control.
This is accomplished by allowing the "advance" signal from the SB request­
ing an action to propogate before the action is complete. The following 
operation is then inhibited by the busy signal from the preceding one at 
the latest possible logical level. This technique is employed in the 
adder control.
The flip-flops in the program sequencer are either set to a "one" 
or to a "zero" depending upon the outputs of the PCD. Each flip-flop cor­
responds to one of five register modifications that may be initiated whenever 
a clock signal appears. Whether the registers are altered or not depends 
upon data gathered by the PCD during the preceding clock interval.
Subtracting one from the contents of a register is implemented 
by tens complement addition.
12
When using program two, it must be determined whether the result 
held in a data register is in true or complement representation. This 
requires knowledge about the incoming data. For example, if the data 
registers are originally set to zero and the maximum number of forward 
counts is limited to 9,999,999 and the maximum number of backward counts 
to 10,000,000 then:
(a) The most significant digit of a number is always either 
zero or nine.
(b) If the most significant digit is a zero, net positive 
counts are indicated. If the most significant digit is a nine, the number 
of net negative counts is obtained by subtracting the register contents 
from 100,000,000.
There are two operations that may be initiated manually. They
are:
R - R. -» Rc A i
R - R - Rc B <
By performing these operations with Rinitially equal to zero,
the result is to complement the contents of R or R .A B
Summary
An improved PCD has been constructed. Improved stability and 
higher reliability are achieved through the use of solid state circuitry. 
The sensitivity of the device is increased by sampling four times per mod­
ulation cycle and by employing the same coincidence stage for all output 
channels. The high stability permits the use of integration times in 
excess of 10 sec., which is more than sufficient in most applications.
13
The data accumulator is also solid state for high reliability, featuring 
arithmetic units instead of straight counters, a direct display of the 
opposite phase channel differences, and automatic stop for any inte­
gration time* In addition, the complete system offers greater convenience 
because of the small physical size and low power consumption.
An example of the performance of the device is shown in fig. 9, 
which is a calibration of the PCD in conjunction with an X- band micro- 
wave receiver. This was obtained by switching the receiver input between 
two loads at the PCD modulation frequency. The two loads are; a matched 
load at room temperature produced by a standard noise source in conjunction 
with a precision attenuator. The ordinate is the signal-to-noise ratio 
at the input of the PCD and the abcissa is the temperature difference.
14
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Figure 3. Circuit diagram of linear amplifier.
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